# **Advanced Digital Receiver for Distributed Instrument Arrays**



Patrick Smith – University of Florida MIT Haystack Observatory REU 2012



#### •Goals

- •What is a Digital Receiver?
- .Hardware
- Development Tools
- •Firmware
- Results
- Conclusion



- •Enable next generation of radio signal data acquisition
- Use a commercial 'off the shelf' solution
  \_4DSP FMC104
- Analog to Digital Converter Card
- •Interface the 4DSP card with a Xilinx Field Programmable Gate Array (FPGA)
- •Develop firmware to implement the interface using a high-level Hardware Description Language (VHDL)

#### What is a Digital Receiver?

- Radio using Digital Signal Processing
- •Eliminate most analog components
- •Can be implemented using:
- -Application Specific Integrated Circuit (ASIC)
- -Field Programmable Gate Array
- -Software



# Field Programmable Gate Array (FPGA)

•An FPGA is an integrated circuit that is configured after manufacturing

-Reconfigurable

•Used in digital interfacing and signal processing

Modern tools are simplifying a traditionally complex development cycle



# **FPGA: South African Rhino Board**

 Reconfigurable Hardware Interface for Computing and Radio (open source)

Developed by the Radar and Remote Sensing
 Group – University of Cape Town, South Africa

#### However...

### FPGA: Xilinx Virtex 6 ML605

# •Since the Rhino board has been delayed, we turned to the Virtex 6 ML605 board



**FPGA Mezzanine Card** Connect analog-to-digital converter card



### **Analog-to-Digital Conversion**



- •2 wire bidirectional serial bus
- -Serial Interface for ADC and Clock Control
  - 1 1 1• 1 1 1

#### **Xilinx Development Tools**

•FPGA Development Flow

-Synthesis

Convert VHDL code to logic gates

-Implementation

Assign and connect logic resources

#### -Configuration

26

• Psrogram the FpGA

```
component wb i2c ctrl
27
  port (
28
     -- Wishbone signals
29
    wb clk i
                   : in std logic;
                                                         -- master clock input
30
                                                         -- synchronous active high reset
    wb rst i
                   : in std logic;
31
                    : out std logic vector (3 downto 0); -- lower address bits
     wb adr o
32
     wb dat i
                    : in std logic vector(7 downto 0);
                                                         -- databus input
33
                    : out std logic vector(7 downto 0);
34
     wb dat o
                                                         -- databus output
                    : out std logic vector (3 downto 0); -- byte select inputs
     wb sel o
35
36
     wb we o
                    : out std logic;
                                                         -- write enable input
```

# **Xilinx Debugging Tools**

- •ChipScope
- -Integrated CONtroller (ICON)
- -Virtual Inputs/Outputs (VIO)



#### Firmware

- •The ADC to FPGA interface logic
- -Enables control of the ADC, Clock Chip, onboard Sensors
- -Interfaces data and transfers it for use
- •Ultimately the goal is to transfer data out over ethernet
- •The Firmware is complex, need to break into smaller pieces for implementation

#### Results



#### Results

•Focused on interfacing a serial temperature sensor:

-Design approach is similar for control of other onboard components



#### Conclusion

- •FPGA's are complicated
- •Xilinx Development tools are 'buggy'
- •Obscure error messages

![](_page_13_Picture_4.jpeg)

#### Acknowledgments

- •My Mentors -Dr. Frank Lind -Dr. Phil Erickson Special thanks -Ching Lue -K.T. Paul •The MIT Haystack Community
- •NSF
- •My Peers